L2 Cache in AMD's Bulldozer Microarchitecture > 기사제보

본문 바로가기
사이트 내 전체검색




광고상담문의

(054)256-0045

평일 AM 09:00~PM 20:00

토요일 AM 09:00~PM 18:00

기사제보
Home > 기사제보 > 기사제보

L2 Cache in AMD's Bulldozer Microarchitecture

페이지 정보

작성자 BD 작성일25-08-31 03:24 (수정:25-08-31 03:24)

본문

연락처 : BD 이메일 : krispittman@aol.com

A CPU cache is a hardware cache used by the central processing unit (CPU) of a computer to scale back the average cost (time or power) to access data from the main memory. A cache is a smaller, quicker memory, positioned nearer to a processor core, which stores copies of the info from continuously used main memory areas, avoiding the necessity to always check with foremost memory which could also be tens to hundreds of instances slower to access. Cache memory is often carried out with static random-access Memory Wave Workshop (SRAM), which requires a number of transistors to retailer a single bit. This makes it costly by way of the world it takes up, and in trendy CPUs the cache is typically the most important half by chip space. The dimensions of the cache must be balanced with the general desire for smaller chips which cost much less. Some fashionable designs implement some or all of their cache using the bodily smaller eDRAM, which is slower to make use of than SRAM but allows bigger amounts of cache for any given amount of chip area.

댓글목록

등록된 댓글이 없습니다.


회사소개 광고문의 기사제보 독자투고 개인정보취급방침 서비스이용약관 이메일무단수집거부 청소년 보호정책 저작권 보호정책

법인명 : 주식회사 데일리광장 | 대표자 : 나종운 | 발행인/편집인 : 나종운 | 사업자등록번호 : 480-86-03304 | 인터넷신문 등록번호 : 경북, 아00826
등록일 : 2025년 3월 18일 | 발행일 : 2025년 3월 18일 | TEL: (054)256-0045 | FAX: (054)256-0045 | 본사 : 경북 포항시 남구 송림로4

Copyright © 데일리광장. All rights reserved.